Design and Implementation of a FAIR-Compliant Digital Twin for Recipe Optimization in Plasma Etching