Optimizing Many-Threads-To-Many-Cores Mapping In Parallel Electronic System Level Simulation