A Dynamically Reconfigurable Vliw Processor And Cache Design With Precise Trap And Debug Support