Improved Timing Error Resilience Of Microelectronic Computing Systems Using Cross-Layer Optimizations