An automated OpenCL FPGA compilation framework targeting a configurable, VLIW chip multiprocessor